varying instruction length

[Konstacon]

in various processors we see instead of fixed length instructions and the necessity for 2^x length IS to fit within ram (for von neumann), the processors use byte-by-byte info for instructions. i say for processors we organize instructions by the width of the instruction, and increment the PC accordingly like in traditional processors.

thoughts?