Forums - Open Redstone Engineers
My (hopefully) epic school project! - Printable Version

+- Forums - Open Redstone Engineers (https://forum.openredstone.org)
+-- Forum: Off-Topic (https://forum.openredstone.org/forum-4.html)
+--- Forum: Off-Topic Discussion (https://forum.openredstone.org/forum-5.html)
+--- Thread: My (hopefully) epic school project! (/thread-4642.html)

Pages: 1 2 3


RE: My (hopefully) epic school project! - PhysoniumI - 09-17-2014

Base 10 ALUs FTW, right?

How would you manage logic? :3


RE: My (hopefully) epic school project! - MelvinS4_ - 09-18-2014

(09-17-2014, 09:53 PM)PhysoniumI Wrote: Base 10 ALUs FTW, right?

How would you manage logic? :3

Don't think I'll implement any logic actually. It is not needed for most calculations so there's no real need that I can see. Branching will be implemented with zero checking and maybe carry overflow flags.


RE: My (hopefully) epic school project! - Tjakka5 - 09-18-2014

who needs logic anyways amiright?


RE: My (hopefully) epic school project! - PhysoniumI - 09-18-2014

It's not a real cpu/alu without logic Tongue


RE: My (hopefully) epic school project! - MelvinS4_ - 09-19-2014

(09-18-2014, 10:12 PM)PhysoniumI Wrote: It's not a real cpu/alu without logic Tongue

What? There is no need for logic in an alu at all.


RE: My (hopefully) epic school project! - Tjakka5 - 09-19-2014

Arthimetic(?) LOGIC unit.
But yeah, you don't need it, although you might want some sort of greater than/lesser than flag somehow somewhere.


RE: My (hopefully) epic school project! - MelvinS4_ - 09-19-2014

(09-19-2014, 11:27 AM)Tjakka5 Wrote: Arthimetic(?) LOGIC unit.
But yeah, you don't need it, although you might want some sort of greater than/lesser than flag somehow somewhere.

Well, suppose I'll just call it the AU then Tongue I will have a comparation (correct english?) flag, however I've never considered this to be a part of the logic. Maybe I got my terminologly wrong? Logic for me is only the logical operators on memory and the bitwise stuffs.

On an unrelated note, some help with an IS would be appreciated. I am very bad at designing these so it would help me out alot. I'm thinking of a simple RISC system with 4-8 registers, add/subtract and right/left shifting. Branching will be both conditional and unconditional, with conditions being carry overflow and equal/less than zero. Any thoughts?