Forums - Open Redstone Engineers
RSAC-16 Instruction Set - Printable Version

+- Forums - Open Redstone Engineers (https://forum.openredstone.org)
+-- Forum: ORE General (https://forum.openredstone.org/forum-39.html)
+--- Forum: Projects & Inventions (https://forum.openredstone.org/forum-19.html)
+---- Forum: In Progress (https://forum.openredstone.org/forum-20.html)
+---- Thread: RSAC-16 Instruction Set (/thread-3525.html)



RSAC-16 Instruction Set - Jallen - 05-16-2014

I've been working on a RiSC style 16 bit IS for use in my next CPU build. It's a modified version of Nickster's CSC-16. I am trying to decide what sort of instructions I should include in the 2 empty OP codes and also I'm looking for another branch condition to include. This IS is intended to run on a 16 bit CPU with potentially either Von Neumann or Modified Harvard architecture and I was wondering if there were any particular instructions that would be important to include. I would be grateful for any sugestions.

A: Write Reg
B: Read Reg 1
C: Read Reg 2

[Image: PjIIvTc.png]

RSAC stands for Reduced Stonechypher-Allen Computing (sorry Nickster if I misspelled that Tongue)


RE: RSAC-16 Instruction Set - Dcentrics - 05-16-2014

yey more stuff i will never try to read Big Grin


RE: RSAC-16 Instruction Set - Jallen - 05-16-2014

but..... but.... colours :S


RE: RSAC-16 Instruction Set - m477_ - 05-17-2014

You could include an interrupt input on the CPU and have an instruction that manually calls it.


RE: RSAC-16 Instruction Set - Nickster258 - 05-20-2014

Stonecipher* But yes, I like it.