+- Forums - Open Redstone Engineers (https://forum.openredstone.org)
+-- Forum: ORE General (https://forum.openredstone.org/forum-39.html)
+--- Forum: Projects & Inventions (https://forum.openredstone.org/forum-19.html)
+---- Forum: In Progress (https://forum.openredstone.org/forum-20.html)
+---- Thread: quarc core v1 (/thread-1701.html)
quarc core v1 - Frontrider - 12-23-2013
I did research,and its turned out that i can use a hexadecimal half adder as an octal full adder by doing:
15-(15-a-b)<8 = the result
15-(15-a-b)>8 = the result-8.
I managed to integrate this circuit with a subtractor,and it seems that i can use this circuit to do more, less and equal.
With it i think the ALU is done.Now im working on the CU and i have a fast analog decoding system for this, with 2 tick delay.The controlling of the ALU is done, now i would like to get information abaut memory controlling and cycles.
Multipling and deviding will be made by the software,and in this stage i will not plan to do anything to change it.
This modell is like 6 bit in binary, 2 lines in oktal.
I dont think that its slow, and i think i can make it smaller than a 4bit cpu.
All my research here:
http://www.minecraftforum.net/topic/1725023-comparators-and-the-coming-analog-logic-revolution/page__st__20
Latest mathematical unit, has negative support, proper controlling left on it:
http://indabox.hu/ZGXRml
Old thread, being burried deep, but i think i'm ready to pick it up again
Quick update:
I built up ine half of the alu (add and subtract), can be seen on my plot.
Also, i just figured out what kind of logic i will use.
http://en.wikipedia.org/wiki/Fuzzy_logic